USN

1

10EC63

(05 Marks)

## Sixth Semester B.E. Degree Examination, Aug./Sept. 2020 Microelectronics Circuits

Time: 3 hrs.

Max. Marks:100

Note: Answer any THREE full questions from Part-A and any TWO full questions from Part-B.

## PART – A

2	a.	Derive an expression for drain current of a MOSFET in different regions of operation.	
			(05 Marks)
ł	b.	Explain how the MOSFET can be used as an amplifier and as a switch.	(05 Marks)
(	c.	Explain different biasing methods in MOS amplifier circuits.	(10 Marks)

2 a. Draw the development of the T-equivalent circuit model for the MOSFET. (05 Marks)
b. The NMOS and PMOS transistors in the circuit shown in Fig. Q2 (b) are matched with

 $K'_{n}\left(\frac{\omega_{n}}{L_{n}}\right) = K'_{P}\left(\frac{\omega_{P}}{L_{P}}\right) = 1\frac{mA}{V^{2}}$  and  $V_{tn} = -V_{tp} = 1$  V. Assuming  $\lambda = 0$  for both devices, find the drain currents  $i_{DN}$  and  $i_{DP}$  and the voltage  $V_{0}$  for  $V_{1} = 0$  V, +2.5V and -2.5V. (05 Marks)

A+2.5V



- c. For a common gate amplifier with  $g_m = 1 \text{ mA/V}$  and  $R_D = 15 \text{ K}\Omega$ . Find  $R_{in}$ ,  $R_{out}$ ,  $AV_O$ ,  $A_V$  and  $G_V$  for  $R_L = 15 \text{ K}\Omega$  and  $R_{sig} = 50 \Omega$ . What will the overall voltage can become for  $R_{sig} = 1 \text{ K}\Omega$ , 10 K $\Omega$  and 100 K $\Omega$ . (10 Marks)
- a. What is MOSFET scaling? Explain about short channel effect due to scaling. (05 Marks)
  b. Explain with neat diagram of Wilson MOS mirror. (05 Marks)
  - c. Given  $V_{DD} = 3V$  and  $I_{REF} = 100 \ \mu\text{A}$  it is required to design a basic MOSFET constant current source to obtain an output current whole nominal value is 100  $\mu$ A. Find R if Q<sub>1</sub> and Q<sub>2</sub> are matched and have channel length's of 1  $\mu$ m, channel width's of 10  $\mu$ m, V<sub>t</sub> = 0.7 V and K'<sub>n</sub> = 200  $\mu$ A/V<sup>2</sup>. What is the lowest possible value of V<sub>0</sub>? Assuming that for this process technology the early voltage V'<sub>A</sub> = 20 V/ $\mu$ m, find the output resistance of the current source. Also, find the change in output current resulting from a+1-V change in V<sub>0</sub>. (05 Marks)
  - d. Draw the BJT constant current source circuit and explain it.
- a. In common gate amplifier with active load, obtain 3-dB frequency for using open circuit time constants. Draw the circuit required for determining R<sub>gs</sub> and R<sub>gd</sub>. (10 Marks)
  b. Consider a source follower circuit, specified as follows : W/L = 7.2 µm/0.36 µm, I<sub>D</sub> = 100 µA, g<sub>m</sub> = 1.25 mA/V, χ = 0.2, r<sub>0</sub> = 20 KΩ, R<sub>sig</sub> = 20 KΩ, R<sub>L</sub> = 10 KΩ, C<sub>gs</sub> = 20 fF, C<sub>gd</sub> = 5 fF, C<sub>L</sub> = 15 fF. Find three capacitances C<sub>gd</sub>, C<sub>gs</sub> and C<sub>L</sub>. Find τ<sub>H</sub> and the percentage contribution to it from each of three capacitances. Find f<sub>H</sub>. (10 Marks)

1 of 2

Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice. Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages c'

3

4

**10EC63** 

- Draw the two stage Op-Amp CMOS OpAmp configuration and briefly explain obtain 5 a. (08 Marks) overall open loop gain.
  - The differential amplifier in figure uses transistors with  $\beta = 100$ . Evaluate the following: b.
    - The input differential resistance Rid. (i)
    - $\sqrt[6]{V_{sig}}$  (Neglect the effect of  $r_0$ ). The overall differential voltage gain (ii)
    - The worst case common mode gain if the two collector resistances are accurate to (iii) within  $\pm 1\%$ .
    - (iv) The CMRR in dB.

c.

8

The input common mode resistance (assuming that the early voltage  $V_A = 100 \text{ V}$ ) (v) (12 Marks)



## PART – B

- Explain briefly with expressions the properties of Negative feedback. (10 Marks) 6 a. Explain about Shunt-Shunt feedback amplifier with diagram and obtain the expression for b. (10 Marks) input impedance and output impedance.
- Explain instrumentation amplifier with neat circuit diagram. (05 Marks) 7 a.
  - Use the superposition principle to find the output voltage of the circuit shown in Fig. Q7 (b). b. (05 Marks)





(10 Marks)

- (10 Marks) Explain the dynamic operation of a CMOS inverter. a. Sketch a CMOS logic circuit that realizes the function Y = ABC + DE, using AOI gate. b. (04 Marks) (06 Marks)
- Explain charge sharing problem in dynamic 3-input NAND circuits. C.

## \* \* \* \* \* 2 of 2