

Sixth Semester B.E. Degree Examination, Aug./Sept. 2020
Microelectronics Circuits

Time: 3 hrs.

Max. Marks:100

Note: Answer any **THREE** full questions from Part-A and any **TWO** full questions from Part-B.

PART - A

- 1 a. Derive an expression for drain current of a MOSFET in different regions of operation. (05 Marks)
 b. Explain how the MOSFET can be used as an amplifier and as a switch. (05 Marks)
 c. Explain different biasing methods in MOS amplifier circuits. (10 Marks)
- 2 a. Draw the development of the T-equivalent circuit model for the MOSFET. (05 Marks)
 b. The NMOS and PMOS transistors in the circuit shown in Fig. Q2 (b) are matched with

$K'_n \left(\frac{W_n}{L_n} \right) = K'_p \left(\frac{W_p}{L_p} \right) = 1 \frac{\text{mA}}{\text{V}^2}$ and $V_{tn} = -V_{tp} = 1 \text{ V}$. Assuming $\lambda = 0$ for both devices, find the drain currents i_{DN} and i_{DP} and the voltage V_0 for $V_1 = 0 \text{ V}, +2.5 \text{ V}$ and -2.5 V . (05 Marks)




Fig. Q2 (b)

- c. For a common gate amplifier with $g_m = 1 \text{ mA/V}$ and $R_D = 15 \text{ K}\Omega$. Find R_{in} , R_{out} , AV_O , AV and G_V for $R_L = 15 \text{ K}\Omega$ and $R_{sig} = 50 \Omega$. What will the overall voltage can become for $R_{sig} = 1 \text{ K}\Omega, 10 \text{ K}\Omega$ and $100 \text{ K}\Omega$. (10 Marks)
- 3 a. What is MOSFET scaling? Explain about short channel effect due to scaling. (05 Marks)
 b. Explain with neat diagram of Wilson MOS mirror. (05 Marks)
 c. Given $V_{DD} = 3 \text{ V}$ and $I_{REF} = 100 \mu\text{A}$ it is required to design a basic MOSFET constant current source to obtain an output current whole nominal value is $100 \mu\text{A}$. Find R if Q_1 and Q_2 are matched and have channel length's of $1 \mu\text{m}$, channel width's of $10 \mu\text{m}$, $V_t = 0.7 \text{ V}$ and $K'_n = 200 \mu\text{A/V}^2$. What is the lowest possible value of V_0 ? Assuming that for this process technology the early voltage $V'_A = 20 \text{ V}/\mu\text{m}$, find the output resistance of the current source. Also, find the change in output current resulting from a $+1\text{-V}$ change in V_0 . (05 Marks)
 d. Draw the BJT constant current source circuit and explain it. (05 Marks)
- 4 a. In common gate amplifier with active load, obtain 3-dB frequency for using open circuit time constants. Draw the circuit required for determining R_{gs} and R_{gd} . (10 Marks)
 b. Consider a source follower circuit, specified as follows : $W/L = 7.2 \mu\text{m}/0.36 \mu\text{m}$, $I_D = 100 \mu\text{A}$, $g_m = 1.25 \text{ mA/V}$, $\chi = 0.2$, $r_o = 20 \text{ K}\Omega$, $R_{sig} = 20 \text{ K}\Omega$, $R_L = 10 \text{ K}\Omega$, $C_{gs} = 20 \text{ fF}$, $C_{gd} = 5 \text{ fF}$, $C_L = 15 \text{ fF}$. Find three capacitances C_{gd} , C_{gs} and C_L . Find τ_H and the percentage contribution to it from each of three capacitances. Find f_H . (10 Marks)

- 5 a. Draw the two stage Op-Amp CMOS OpAmp configuration and briefly explain obtain overall open loop gain. (08 Marks)
- b. The differential amplifier in figure uses transistors with $\beta = 100$. Evaluate the following:
- (i) The input differential resistance R_{id} .
 - (ii) The overall differential voltage gain V_o/V_{sig} (Neglect the effect of r_o).
 - (iii) The worst case common mode gain if the two collector resistances are accurate to within $\pm 1\%$.
 - (iv) The CMRR in dB.
 - (v) The input common mode resistance (assuming that the early voltage $V_A = 100$ V)
- (12 Marks)




Fig. Q5 (b)

PART - B

- 6 a. Explain briefly with expressions the properties of Negative feedback. (10 Marks)
- b. Explain about Shunt-Shunt feedback amplifier with diagram and obtain the expression for input impedance and output impedance. (10 Marks)
- 7 a. Explain instrumentation amplifier with neat circuit diagram. (05 Marks)
- b. Use the superposition principle to find the output voltage of the circuit shown in Fig. Q7 (b). (05 Marks)




Fig. Q7 (b)

- c. Explain logarithmic and antilogarithmic amplifiers with neat diagrams. (10 Marks)
- 8 a. Explain the dynamic operation of a CMOS inverter. (10 Marks)
- b. Sketch a CMOS logic circuit that realizes the function $Y = \overline{ABC + DE}$, using AOI gate. (04 Marks)
- c. Explain charge sharing problem in dynamic 3-input NAND circuits. (06 Marks)
